Next:
SynthesisFormal Verification, and Test of Asynchronous Systems
Up:
VLSI Systems Design
Previous:
VLSI Systems Design
Index:
Contents Page
Research Subfields
Synthesis, Formal Verification, and Test of Asynchronous Systems
Synthesis
Formal Verification
Test
Design of VLSI Architectures for Low power
Software Pipelining for Super-scalar and VLSI processors
Symbolic Analysis of Concurrent Systems
Home
| Presentation |
Studies
|
Research
|
Research Centers
|
News
Last update: February 2, 2001
Copyright © 2000-2005
Departament d'Arquitectura de Computadors
